

PCIe Transaction Layer Packet Generator & Checker

RTL Design | CDC Closure | Lint Sign-off | Functional Verification

Hussin Abdullah

Personal Project | February 2026

0 Lint Warnings

Verilator 5.040 -Wall

5 CDC Crossings

All documented & closed

**0 Assertion
Violations**

12 TLP transactions

3 TLP Types

MRd, MWr, Completion

SECTION 1 Abstract & Project Overview

This report documents the complete design, verification, and closure of a synthesizable PCIe Transaction Layer Packet (TLP) Generator and Checker, implemented in Verilog HDL. The project demonstrates industry-standard ASIC design competencies directly aligned with RTL design engineer roles in the semiconductor industry, with particular focus on PCIe IP development as required by positions at companies such as AMD.

The design implements the PCIe Transaction Layer supporting Memory Read, Memory Write, and Completion transaction types across two asynchronous clock domains (250 MHz core and 125 MHz PHY), connected via a Gray-code asynchronous FIFO. A credit-based flow control FSM and a power management controller implementing L0, L0s, and L1 link power states are included.

All deliverables — RTL source, lint closure report, CDC closure report, testbench, and simulation results — mirror the artifacts produced by RTL engineers in production ASIC development. This report is structured as an internal design review document suitable for presentation to a design team.

Project Repository

All source code, documentation, and closure reports: github.com/Ahsent/pcie_tlp_project

SECTION 2 Technical Background — PCIe Protocol

2.1 PCIe Architecture Overview

PCI Express (PCIe) is the dominant high-speed serial interconnect standard used in modern servers, GPUs, SSDs, and network interface cards. The protocol is organized into three layers: Physical (electrical signaling), Data Link (reliability), and Transaction (packet construction). This project implements a subset of the Transaction Layer.

2.2 Transaction Layer Packets

All communication at the Transaction Layer occurs through TLPs. Each TLP consists of a 3 or 4 DWORD header optionally followed by a data payload. This project implements 3DW (96-bit) headers for 32-bit addressing — the most common format for system memory transactions.

TLP Type	Description
Memory Read (MRd)	Non-posted request to read from memory. Requester sends MRd, expects Completion in response. FMT=2'b00.
Memory Write (MWr)	Posted transaction (no response required) writing data to memory. FMT=2'b10.


```

|                               Gray-code ptr 2FF > READ PORT |
|                               2FF < Gray-code ptr          |
tlp_decoder.v                  |
credit_fsm.v                   |
power_fsm.v                    |
    
```

3.3 TLP Header Bit-Field Map

Bit Range	Field	Description
[95:94]	FMT [1:0]	Format: 00=MRd, 10=MWr, 01=Cpl
[93:89]	Type [4:0]	TLP type: 00000=Memory, 01010=Completion
[88]	T9	Reserved — must be 0; checked by decoder
[87:85]	TC [2:0]	Traffic Class — 000 for default
[84:80]	Attr/Flags	Reserved attributes — set to 0
[73:64]	Length [9:0]	Payload length in DWORDs (1-128)
[79:64]	Requester ID	Bus/Device/Function of requesting agent
[63:56]	Tag [7:0]	Transaction identifier
[55:48]	Byte Enables	First and Last DW byte enables
[47:16]	Address [31:0]	32-bit target memory address
[15:0]	Reserved	Set to 0; checked for non-zero by decoder

SECTION 4 RTL Design Details

4.1 TLP Encoder Design

The encoder implements a single-cycle registered architecture. All TLP header fields are assigned to their corresponding bit slices of the 96-bit output register in a single always block, producing one clock cycle of latency between `valid_in` and `valid_out`. This latency is deterministic and allows pipelined datapath integration. The `DATA_WIDTH` parameter is present for future 128-bit expansion.

4.2 Credit FSM State Machine

State	Behaviour
INIT	Loads initial P/NP/CPL credit counts from input ports on first clock after reset.
IDLE	Waits for <code>send_req</code> assertion. Transitions to <code>CHECK_CREDIT</code> when transmission requested.
CHECK_CREDIT	Verifies <code>credit > 0</code> for the requested TLP class. Transitions to <code>SEND</code> or <code>STALL</code> .
SEND	Asserts <code>send_grant</code> , decrements credit counter. Goes to <code>UPDATE_CREDIT</code> or <code>IDLE</code> .
UPDATE_CREDIT	Adds <code>cred_update</code> to all three credit counters (PCIe credit return). Returns to <code>IDLE</code> .
STALL	Asserts <code>stall</code> for one cycle (no credits). Returns to <code>IDLE</code> to re-evaluate.

4.3 Async FIFO CDC Implementation

The `async_fifo` module implements the industry-standard dual-clock FIFO architecture. Key design decisions:

- **Gray Code:** Ensures only one bit transitions per pointer increment, eliminating multi-bit glitch hazard when crossing clock domains.
- **2-FF Synchronizers:** Both `wr_ptr_gray` and `rd_ptr_gray` pass through two destination-domain flip-flops, providing two full clock periods for metastability resolution.
- **Local Flag Generation:** Full and empty flags are computed within their respective domains from already-synchronized pointers — no flag crosses a clock boundary.
- **Depth Rationale:** 16 entries absorbs burst traffic at 2:1 clock ratio. At maximum write / minimum read rate, 32 `clk_phy` cycles elapse before overflow at full burst.

4.4 Power FSM Design

The `power_fsm` uses threshold-based transitions: 16 idle cycles to enter L0s (partial clock gating), 64 cycles to enter L1 (full clock gating). The `clk_gate_en` output connects to an ICG cell in physical synthesis. In FPGA synthesis (Vivado/Quartus), equivalent clock enable logic is inferred automatically from the enable signal pattern.

SECTION 5 Lint Closure

All five RTL modules were subjected to static lint analysis using Verilator 5.040 with `-Wall`, activating all available warning categories. Warnings were root-caused and fixed at the RTL level — not suppressed with blanket waivers — until zero warnings remained across all modules.

5.1 Lint Results Summary

Module	Initial Warnings	Final Warnings
<code>t1p_encoder.v</code>	3	0 — CLEAN
<code>t1p_decoder.v</code>	2	0 — CLEAN
<code>credit_fsm.v</code>	2	0 — CLEAN
<code>async_fifo.v</code>	3	0 — CLEAN
<code>power_fsm.v</code>	0	0 — CLEAN

5.2 Notable Findings and Resolutions

Warning	Root Cause & Fix
WIDTHTRUNC (<code>t1p_encoder:32</code>)	Header field concatenation generated 25 bits for a 16-bit target. Fixed by replacing single concatenation with individual bit-slice assignments, making intent explicit.
UNUSED SIGNAL (<code>t1p_decoder:[87:80],[15:0]</code>)	Reserved header fields were silently discarded. Fixed by incorporating them into <code>decode_err</code> logic — functionally correct enhancement checking for PCIe spec violations.
CASEINCOMPLETE (<code>credit_fsm, 2x</code>)	Two case statements missing default branches: <code>t1p_class</code> selector and main state machine. Fixed with default branches eliminating potential latch inference.
MULTIDRIVEN (<code>async_fifo, ptr signals</code>)	Reset and increment logic for pointers split across separate always blocks. Fixed by merging into single always blocks with <code>negedge rst_n</code> — correct async reset coding style.
UNUSED PARAM (<code>t1p_encoder:DATA_WIDTH</code>)	Parameter not yet used in RTL body. Targeted <code>lint_off/lint_on</code> waiver applied — parameter retained for planned 128-bit expansion.

SECTION 6 CDC Closure

The design contains one CDC boundary between `clk_core` (250 MHz) and `clk_phy` (125 MHz), with five signal crossings all contained within the `async_fifo` module.

6.1 CDC Crossing Inventory

Signal	Direction	Method & Rationale
<code>tlp_header [95:0]</code>	core → phy	Async FIFO data path. Data stable in SRAM before <code>rd_ptr</code> advances. Pointer handshaking guarantees integrity.
<code>wr_ptr_gray [4:0]</code>	core → phy	2-FF synchronizer in <code>rd_clk</code> domain. Gray code ensures single-bit transitions only.
<code>rd_ptr_gray [4:0]</code>	phy → core	2-FF synchronizer in <code>wr_clk</code> domain. Same rationale as above, reverse direction.
<code>full [1]</code>	Within core	No crossing. Computed combinatorially from synchronized <code>rd_ptr</code> entirely in <code>clk_core</code> domain.
<code>empty [1]</code>	Within phy	No crossing. Computed combinatorially from synchronized <code>wr_ptr</code> entirely in <code>clk_phy</code> domain.

6.2 Synchronization Strategy

Gray-code encoding ensures only one pointer bit changes per increment. Even if the receiving domain captures the wrong clock edge due to metastability, it sees either the previous valid pointer or the new valid pointer — never a phantom intermediate address. The 2-FF synchronizer then provides two full destination-clock periods for metastability to resolve. At 250/125 MHz with standard CMOS, this achieves mean-time-between-failures well in excess of the system design lifetime.

CDC Sign-off

All 5 crossings identified, documented, and verified. Single CDC boundary via industry-standard async FIFO with Gray-code + 2-FF synchronizers. No combinational paths cross domain boundaries. Full report: `docs/cdc_closure_report.md`

SECTION 7 Functional Verification

Verification was performed using a directed SystemVerilog testbench with SVA assertions, simulated in Questa Intel Starter FPGA Edition. The testbench exercises all supported TLP types across a range of payload lengths and addresses, including boundary conditions.

7.1 SVA Assertions

Assertion	Specification Being Checked
p_fmt_match	Decoded FMT field must exactly match the FMT provided to the encoder. Fires on every dec_valid_out cycle. Any mismatch indicates a header assembly or bit-extraction bug.
p_addr_match	Decoded 32-bit address must exactly match the encoder input address. Validates correct bit-slice assignment in both modules.
p_no_err	decode_err must never assert during valid TLP processing. Verifies no reserved fields are inadvertently set by the encoder.

7.2 Test Cases

Test	TLP Type	Vectors
TEST 1	Memory Read (FMT=2'b00)	Lengths: 1, 16, 128 DW. Addresses: 0xA0/B0/C0000000
TEST 2	Memory Write (FMT=2'b10)	Lengths: 1, 16, 128 DW. Addresses: 0xD0/E0/F0000000
TEST 3	Completion (FMT=2'b01, T=5'b01010)	Lengths: 1, 16, 128 DW. Addresses: 0x10/20/30000000
TEST 4	Boundary Cases (MWr + MRd)	Addr 0x00000000, 0xFFFFFFFF, 0xDEADBEEF

Simulation Result

Assertions: 3 active, 0 violations across 12 transactions. dec_err: deasserted throughout all tests. All TLP types verified: MRd, MWr, Completion. Waveform: docs/waveform_screenshot.png

SECTION 8 Skills Demonstrated & Industry Alignment

The table below maps project deliverables to the specific skill requirements in AMD's ASIC Design Engineer role description and general RTL design expectations across the semiconductor industry.

Skill / Requirement	Project Evidence
RTL coding in Verilog HDL	5 synthesizable modules with parameterized datapath. Three-block FSM coding style.
Multiple clock domain design	250/125 MHz dual-domain with async FIFO CDC. Gray-code + 2-FF synchronizers.
Lint tool experience	Verilator 5.040 -Wall. 10 warnings root-caused and fixed. Zero at sign-off.
CDC methodology	Manual CDC closure report: 5 crossings documented with sync method and rationale.
Developing specifications	Block spec written pre-RTL covering interfaces, clock domains, FSMs, assumptions.
High-speed I/O protocol	PCIe TLP header format, credit flow control, power state management.
Low power design	Clock gating via <code>clk_gate_en</code> . L0/L0s/L1 FSM with threshold-based transitions.
Verification & debug	SVA assertions (3), directed test vectors (12), waveform analysis.
FSM design	Two FSMs: 6-state credit controller and 3-state power manager.
Professional documentation	Lint report, CDC report, block spec, design report — all in repository.

SECTION 9 Conclusion

This project demonstrates end-to-end ownership of a digital RTL design from specification through verification — the same workflow followed by ASIC engineers in production IP development. Three aspects distinguish it from typical student projects:

- **Formal closure documents:** The lint and CDC closure reports are the same artifact types that sign off RTL for tape-out in industrial flows. Producing them as a student demonstrates familiarity with real engineering process.
- **Protocol depth:** Implementing PCIe credit-based flow control and power state management requires understanding the PCIe specification architecturally — directly transferable to working on PCIe IP in an ASIC role.
- **RTL quality discipline:** Every lint warning was root-caused and fixed at the RTL level. The MULTIDRIVEN fix on `async_fifo` and the UNUSED SIGNAL fix on `tlp_decoder` made the RTL functionally better, not just quieter.

The project is maintained as a public GitHub repository with a professional README, full documentation, and clean commit history.

Public Repository

github.com/Ahsent/pcie_tlp_project — Available for review by any hiring engineer.

Hussin Abdullah | hussin_abdullah@hotmail.com | www.hussinaltaee.com | linkedin.com/in/hussinaltaee